# Welcome to

# **DESIGNCON® 2020** WHERE THE CHIP MEETS THE BOARD

Conference January 28 - 30, 2020 **Expo** January 29 - 30, 2020

Santa Clara Convention Center





January 28–30, 2020 能 🕺





### Design insights from electromagnetic analysis and measurements of PCB and Package interconnects operating at 6-112 Gbps and beyond

Vadim Heyfitch, Xilinx VADIMH@xilinx.com

Yuriy Shlepnev, Simberian Inc. shlepnev@simberian.com

DesignCon2020, Santa Clara Convention Center January 28, 1:30pm - 4:30pm, Ballroom C











# Outline

- Introduction
- Bandwidth for modeling and measurements
- Major signal degradation factors
- Analysis of interconnects
- Design of predictable interconnects

January 28–30, 2020 🏅

• Design insights from signal integrity practitioner

Simberian

- Limits on PCB interconnects
- Conclusion



# Introduction

- What does it take to design predictable PCB/packaging interconnects operating at 6-112 Gbps? design interconnects that behave as expected?
- Can we use design processes and practices adopted at lower data rates? use approach that worked at 1-3 Gbps to 10-30 Gpbs for instance?
- Can we achieve the first pass design success and what does it take to do it?
- What signal degradation factors have to be accurately predicted and at which data rate they become important?
- This presentation is just introduction into design of predictable interconnects for increasingly growing data rates...

Simberian

January 28–30, 2020 🏅



# Data rates in consumer/communication electronics are rapidly increasing!

More data through Ethernet, USB, SAS, InfiniBand, CEI... Ethernet IEEE 802.3ck group works on 112 Gbps over PCB&cable



Data rate per single link (Package/PCB)

PCIe data rate double almost every 3 years Around 1 billion devices will run on PCIe5 in 2-3 years (M. Mazumder, Intel Corp. – DesignCon 2019)

January 28-30, 2020



(informa markets

Walidated EM models required starting from 3-5 Gbps!

Simberian

#### PCB and package scale in bits or symbols from 6 to 112



# 6 Gbps NRZ signal spectrum

6 Gbps: Trise=50ps; Tbit=166.6667ps; f\_nyquist = 3 GHz



What is bandwidth? 0.5/Trise? 1/Trise?



Simberian

🛒 🛛 January 28–30, 2020 😢



### Getting through interconnects at 6 Gbps



Simberian

High-frequency harmonics are reduced – it reduces the bandwidth...

January 28–30, 2020 **え** 



informa markets

# 112 Gbps PAM4 signal spectrum

112 Gbps: Trise=4ps; Tsymb=17.8571ps; f nyquist = 28 GHz



What is the bandwidth? 0.5/Trise looks unrealistic...



Simberian

January 28–30, 2020 え

a

### Getting through interconnects at 112 Gbps



Simberian

(i) informa markets

10

High-frequency harmonics are reduced – it reduces bandwidth and may kill the signal..

January 28–30, 2020 **え** 



### PCB and package scale in wavelengths



We are deep into microwave and mm-wave territory

Waveguide Domain ruled by the Electromagnetic Analysis!



January 28–30, 2020 🔾

Simberian



### Bandwidth for simulation or measurement...

- Defined by signal source spectrum (may be measured)
- Reduced by expected channel insertion loss (it includes all kinds of losses thermal, reflections, leaks)
- Must be adjusted to account for possible coupling spectrum (NEXT, multipath propagation,...)
- No universal formula should be defined on case by case basis

Simberian

12

• Possible way is a numerical experiment...

January 28–30, 2020



# Use of single bit response for 6 Gbps NRZ bandwidth (BW) estimation



#### Use of single symbol response for 112 Gbps PAM4 bandwidth (BW) estimation

Simberian

Test case: 5 cm of strip line on Meg7 with two vias with stubs S-parameters measured up to 67 GHz



January 28–30, 2020



14

(i) informa markets

A Project(1) Link(1) MEP: B Project(1) Link(1a) MEP: C Project(1) Link(1b) MEP



-20

-30

#### **Major Signal Degradation Factors**

Thermal losses Reflections Couplings





January 28–30, 2020 能





# Major signal degradation factors

- Thermal losses
  - Dielectric polarization loss and dispersion
  - Conductor resistivity and surface roughness loss and dispersion
- Reflections
  - Trace/transmission line impedance mismatch
  - Single discontinuities vias, transitions, AC caps, gaps in reference plane...
  - Periodic discontinuities cut outs, fiber-weave effect,...
- Couplings
  - Crosstalk interference and leaks
  - Via localization breakout leaks and interference
  - Couplings through discontinuities in reference planes
  - Modal transformations in diff. pairs (aka skew)
  - Multipath propagation, radiation, EMI, EMC,...

January 28-30, 2020

What effects are important at a particular data rate?

Are they accounted for by signal integrity software?

Are they all included into electromagnetic software?

If all effects are included, will model correlate with measurements?

(i) informamarkets

16

Simberian



# **Thermal losses** – energy absorbed by materials

#### **Dielectric polarization losses**



All thermal losses are included into transmission Sparameter (S21, SDD21,... insertion loss)

See more in Material World... tutorial - #2016\_01 at Technical presentations

#### Conductor losses – resistivity and roughness





## **Dielectric polarization losses**



# Lossy dielectrics change delay and impedance (causality)



#### **Conductor** losses

January 28–30, 2020

A:DielectricMedLoss.strip.SFS; B:DielectricUltraLowLoss.strip.SFS; C:CondStd.strip.SFS; D:CondLP.strip.SFS; E:CondSmooth.strip.SFS;



Simberian

(i) informa markets

# Lossy rough conductors change delay and impedance (causality)

January 28–30, 2020



Copper roughness models are identified with GMS-parameters from measurements

Simberian

(i) informa markets

21

See explanation at demo-video #2017\_09: How Interconnects Work™: Rough conductor currents and internal inductance



# Predictability of thermal losses and dispersion

- Depends on availability of frequency-continuous ultra-broadband models for dielectric and conductor roughness
- Dielectric data from laminates manufacturers can be used to construct such models with sufficient accuracy for preliminary analysis
- Dielectric models for higher data rates and for better accuracy must be identified
- Parameters for conductor roughness models are usually not available and must be identified
- Possible identification techniques with separation of dielectric and conductor loss and dispersion
  - Identification with GMS-parameters (Shlepnev, EPEPS 2015) 2 t-line segments
  - Identification with SPP Light (Shlepnev, Choi, Cheng, Damgaci, EPEPS 2016) 2 t-line segments
  - Gamma-T combined identification with Gamma extraction and T-resonator (Choi, Cheng, Damgaci, Godishala, Shlepnev, DesignCon 2017)

Simberian

(i) informama

22

See webinars #2, #5, #6, #8 at www.simberian.com

January 28–30, 2020



# Reflections – losses and ISI

- Reflection sources
  - Trace/transmission line and terminations impedance mismatch

Simberian

23

- Single discontinuities vias, transitions, AC caps, gaps in reference plane...
- Periodic discontinuities cut outs, fiber-weave effect,...
- All reflections are included into transmission S-parameter (insertion loss)
- Useful as compliance metric for channel quality control
- Effective Return Loss metric in time domain

January 28–30, 2020 🔾



## **Idealized channel S-parameters**



If normalization impedance is equal to the characteristic impedance of the mode, we get generalized modal S-matrix:

XANDRAX

br&i#2040ian

$$Z_0 = Z_1 \qquad \Longrightarrow \qquad S(\omega, l) = \begin{bmatrix} 0 & \exp(-\Gamma_1 \cdot l) \\ \exp(-\Gamma_1 \cdot l) & 0 \end{bmatrix}$$

January 28–30, 2020 🔾

(no reflections - we can only wish that our channels are like that)

24

informa markets



# Reflections from more realistic links



#### Reflections causes by impedance mismatch

5 cm about 25 Ohm strip line segment; FR408 – Wideband Debye: Dk=3.8, LT=0.0117 @ 1 GHz; Copper: RR=1.2, Causal Hammerstad Roughness Model: SR=0.4, RF=2

A:Project(1).segm25\_5cm.Simulation(1);

January 28–30, 2020



Simberian

(i) informa markets



### Reflections causes by impedance mismatch

5 cm about 75 Ohm strip line segment; FR408 – Wideband Debye: Dk=3.8, LT=0.0117 @ 1 GHz; Copper: RR=1.2, Causal Hammerstad Roughness Model: SR=0.4, RF=2

January 28–30, 2020



Simberian





## Major discontinuities - VIAS

Capacitive PCB SE via example from CMP-28 channel modeling platform from Wild River Technology – complete kit is available on request



January 28–30, 2020



(i) informa markets

28

Vias must be optimized!!!

Simberian



17 Sep 2014, 14:13:55, Simberian In

# EvR1-C1: Diff. link with 2 vias with stubs from BOTTOM to INNTER6



#### EvR1-C2: Diff. link with 2 optimized vias from BOTTOM to INNTER6





#### Reflections from discontinuities – With Die & PKG model from IEEE 802.3ck Meg7 – Wideband Debye: Dk=3.17, LT=0.0011 @ 1 GHz Copper: RR=1.4, Roughness – Huray- Bracken Model: SR=0.14 um. RF=8.7 A:Meg7\_L10\_GMS\_Rev3.DiffTline\_10cm(1),LNS; Magnitude(S), [dB] Cd=120fF, Ls=120 pH Cb=30fF, Cp=90fF, Lp=30mm A:Meg7\_L10\_GMS\_Rev3.DiffTline\_10cm\_Pack(2).LNS; Magnitude(S), [dB] -10 **Relatively low loss** -20 SDD11 or diff. reflections from Transmission with package -30 10 cm segment (about 100 Ohm) -25-40 SDD11 or diff. reflections from 10 cm -50 -50 segment (about 100 Ohm) with worst case die and package model from IEEE 802.3ck group 10 60 18 Oct 2019, 10:32:41, Simberian Inc. Frequency, [GHz] 70 80 10 60 15 Dec 2019, 10:15:15, Simberian Inc. Frequency, [GHz] A:Smm[D1,D1]; 🗡 A:Smm[D1,D2];

Simberian

January 28-30, 2020

(i) informamarkets

31

#### Reflections from discontinuities – With die & PKG model from IEEE 802.3ck



Worst case reference package model from IEEE 802.3ck group for COM metric computation: Cd=120fF, Ls=120 pH Cb=30fF, Cp=90fF, Lp=30mm

Simberian

(i) informamarkets

32

January 28-30, 2020



# Shorter package -> more distortions

#### Longer package (30mm)

January 28-30, 2020

#### Shorter package (5mm)

(i) informa markets

33



Simberian



# Package discontinuity importance



More at A. Manukovsky, Y. Shlepnev, Z. Khasidashvili, E. Zalianski, *Machine Learning Applications for COM Based Simulation of 112Gb Systems*, DesignCon2020, Wednesday, January 29, 12:00pm - 12:45pm, Ballroom F.

January 28–30, 2020

Simberian

(informa markets



#### Reflections from discontinuities: Half of worst case IEEE 802.3ck

Meg7 – Wideband Debye: Dk=3.17, LT=0.0011 @ 1 GHz Copper: RR=1.4, Roughness – Huray- Bracken Model: SR=0.14 um. RF=8.7

A:Meg7\_L10\_GMS\_Rev3.DiffTline\_10cm(1),LNS;





#### **Reflections from discontinuities**

January 28-30, 2020

It looks bad even with the half of worst case – package is a weak link



Half of worst case reference package model from IEEE 802.3ck group for COM metric computation: Cd=60fF, Ls=120 pH Cb=15fF, Cp=45fF, Lp=30mm

Simberian

(i) informa markets


## Reflections from periodic discontinuities

- Fiber-Weave Effect periodic discontinuities in dielectric
- Periodic cut-outs in ground planes traces in BGA breakout
- Via fences too close to traces
- Periodic discontinuities can be used to equalize even and odd mode velocities in tabbed microstrips and flex interconnects

January 28–30, 2020

See demo-video #2019\_06: **How Interconnects Work™**: Visualization of fields at resonances in PCB interconnects

more resin in vallevs 20 mil Period

more glass fiber at humps

Simberian

Resonance at Wavelength = 2\*Period

37



#### More on discontinuities and periodic structures

- #2017\_07: How Interconnects Work™: Microstrip crossing slot in the reference plane - long slots and close solid plane cases
- #2017\_06: **How Interconnects Work**<sup>™</sup>: Microstrip crossing slot in the reference plane
- #2017\_05: How Interconnects Work<sup>™</sup>: Microstrip over circular cut-outs in reference plane (with analysis to measurement validation)
- #2017\_03: **How Interconnects Work**<sup>™</sup>: Differential microstrip over meshed reference plane in flex interconnects
- #2017\_02: **How Interconnects Work**<sup>™</sup>: Microstrip over meshed reference plane in flex interconnects

January 28–30, 2020

#### See it on YouTube Simbeor channel....



(informamarkets

38

berian



## **Couplings: Leaks and Interference**

- Crosstalk leaks and interference in traces
- Via localization breakout leaks and interference and through parallel planes and between vias
- Couplings through slots and cutouts in reference planes

January 28–30, 2020

- Modal transformations in diff. pairs (aka skew)
  bends, asymmetry in routing, FWE
- Multipath propagation, radiation, EMI, EMC,...

Leaks and multipath propagation are all included in transmission S-parameter (S21 or SDD21, insertion loss)

Couplings and interference from aggressors are always additional parameters (NEXT, FEXT, common to differential,...)



39 (

Simberian

## Crosstalk - Leaks



## Crosstalk - Interference



#### Crosstalk - Interference Structured Mesh: X:318, Y:39, Z:9, dX=4, dY=4 dZmax=28.102 1 inch of coupled microstrip line – Elements: 111 618; Matrices: SM: 1 339 416, CM: 16, Final: 4; Analysis: Multiport 100 t Y. [mil] power flow density at 16 GHz #6 PowerFlow(CutPlane) at 16 GHz: T=62.5 ps: Inst. at 0 ps Min=0, Max=90840 [W/m^2]: 0 [dB] NEXT - 20 p3: OUT -100 1050 1100 1150 View Mode (press <E> to Edit). + NEXT 100 -50 900 950 750 800 850 19 Oct 2019, 10:10:13, Simberian Inc. p2: Aggr. OUT p4: Aggr. IN A:Project(1).Segment1in.Simulation(1); Project(1).Segment1in(1).SBR; Magnitude(S), [dB] V, [V]Project(1).Segment1in(1).SBR S31 Transmission VX, [V] SBR: Combined response – 0.4 -10 0.4 p1 to p3 / |S34| NEXT position of NEXT is 0.3 arbitrary 0.3 -20 0.2 FEXT: 0.2 -30 p4 to p3 0.1 0.1 -46 40 50 10 20 30 n 0.1 0.2 0.3 0.4 0.5 0.6 0.7 0.8 0.2 0.3 0.5 0.7 0.8 0.1 0.4 0.6 Frequency, [GHz] 19 Oct 2019, 11:33:40, Simberian Inc. 19 Oct 2019, 11:31:33, Simberian Inc. Time, [ns] 19 Oct 2019, 11:30:20, Simberian Inc. Time, [ns] -----\* A:S[3 4] VX[3:3] 25<sup>™</sup>ANNIVERSARY Simberian January 28-30, 2020 (i) informamarkets 42

#### Power leaks from single via (no stitching)

January 28–30, 2020 🍓



Demo-video #2019\_08: How Interconnects Work™: Signal leakage from single-ended PCB vias - visualize and fix it!

Simberian



43 🔘 i



## Power flow through via with 2 stitching vias – conditionally localized structure

January 28–30, 2020 🚵









Simberian

# Power flow through via with 2 stitching vias – breakout of localization



Power leaks into inter-plane areas increases with the frequency

Simberian





January 28–30, 2020 え



#### Via predictability from EvR-1 board



Via with just 2 stitching vias at 30 mil distance is localized only up to 10-15 GHz



#### Behavior of the single via is unpredictable!

From M. Marin, Y. Shlepnev, 40 GHz PCB Interconnect Validation: Expectation vs. Reality, DesignCon2018, January 31, 2018, Santa Clara, CA.





#### **PREDICTABILITY OF COUPLINGS –**

design only with localized predictable structures!



## More on coupling...

- #2019\_11: **How Interconnects Work**<sup>™</sup>: Crosstalk in microstrip lines and how to reduce it (use of tabbed lines)
- #2019\_10: **How Interconnects Work**<sup>™</sup>: Where crosstalk may come from case of coupling between differential striplines and vias
- #2019\_09: **How Interconnects Work**<sup>™</sup>: Where crosstalk may come from case of stripline coupling through antipads in BGA breakout areas
- #2019\_05: **How Interconnects Work**<sup>™</sup>: Crosstalk in adjacent striplines and how to reduce it visualization with power flow density
- #2019\_03: How Interconnects Work<sup>™</sup>: Crosstalk in striplines and how to reduce it visualization of coupling with power flow density, electric and magnetic fields and current density
- #2019\_02: **How Interconnects Work™**: Visualization of mode conversion or skew in differential traces with power flow density
- #2017\_08: How Interconnects Work™: Crosstalk in microstrip traces crossing split planes
- #2016\_13: How Interconnects Work<sup>™</sup>: Crosstalk power flow in differential vias
- #2016\_12: How Interconnects Work™: Crosstalk power flow in single-ended vias
- #2016\_11: How Interconnects Work<sup>™</sup>: Crosstalk power flow in microstrip lines

January 28–30, 2020

#### See it on YouTube Simbeor channel....



48



Simberian

Visualization of skew or mode conversion effect wit. 3.7K views • 6 months ago

(i) informamarkets



#### **Analysis of PCB/Packaging Interconnects**

Equations and solutions

Accuracy Predictability





January 28–30, 2020 EXILI





#### Analysis of Interconnects: Problem dimension and formulation

#### 1D models or transmission line models – Telegrapher's equations

Modal or per unit length parameters for the Telegrapher's equations (Z, Y) are computed with static or quasi-static field solver (2D problems for Laplace's equations) or an electromagnetic fields solver (3D problems for Maxwell's equations)

Lines with coupling, multimodal waveguides, periodic structures can be accurately modeled

#### 2D models or transmission plane models - 2D Telegrapher's equations (Maxwell's equations for 2D TE problems)

Component to model power delivery processes in parallel plane PDNs See more at Y. Shlepnev, ACES 2006, EPEPS 2012

3D models or 3D full-wave models - everything described and solved with Maxwell's equations without any simplifications for 3D geometries or field components

Analysis of discontinuities such as via-holes, connectors or any type of transitions between uniform traces Analysis of SI, PI or SI+PI with 3D models is possible with some tools, but may be not practical due to enormous complexity and accuracy issues

Januarv 28–30, 2020





 $\nabla \times \vec{I'} \stackrel{\vec{}}{\rightarrow} \vec{r}$  $\nabla \times \vec{H}(\vec{r},\iota) = y_{\delta}(\vec{r},\iota) * \mathcal{L}(\vec{r},\iota) + J$ 



berian





## Analysis of Interconnects: Hybrid models

#### 1D+3D: Hybrid de-compositional analysis with transmission line models for traces (1D) and 3D models for discontinuities or transitions

The best technique for the serial interconnects under the localization condition (Y. Shlepnev, EMC 2013) This approach usually works for PCB and packaging problems with relatively long traces, but may fail if trace segments are too short - complete 3D analysis is required in this case

1D+2D: Hybrid analysis with transmission line models (1D) and the transmission plane models (2D) coupled at the via-holes (more at Y. Shlepnev, ACES 2006)

Such models are usually used to simulate SI + PI - even the whole board simulation is possible in many tools based on this technique, popular for solving un-localized problems Though, the accuracy is severely limited due to via-hole models simplifications

1D+2D+3D: Hybrid analysis with transmission line models (1D), transmission plane models (2D) with the coupling between two modeled simulated with 3D analysis

Advantage - fast algorithms of 1D+2D and accuracy of 3D at the discontinuities

Needed only in case if there is substantial coupling between 3D (via for instance) and 2D (PDN) models - case of non-localized vias, when energy from SI go to PI and the other way around

If you forced to use this approach, the alternative is to fix design – enforce the localization and simplify the problem back to 1D+3D







51





#### Accuracy of 1D+3D de-compositional analysis

- Accuracy depends on proper localization of every single element in the link
  - Easy for 6 Gbps and very difficult on PCB for bandwidth of 112 Gbps signal
- **Broadband dielectric and conductor roughness models** are identified (with GMS-parameters or SPP Light)
  - Very important for PCB models must be statistical for 56-112 Gbps (see more A. Manukovsky, Y. Shlepnev, DesignCon 2019, EPEPS 2019), about time to start doing it for packages
- Manufactured geometry adjustments are identified
  - May be less important for packages, very important for PCB models must be statistical for 56-112 Gbps
- Electromagnetic solvers are formally validated with measurements using systematic approach ("sink or swim" for instance)
  - This is not just getting the analysis matching the measurements by any means see more at M. Marin, Y.
    Shlepnev, DesignCon 2018, EMC 2018, Webinar #8
  - There are no data on solvers that are formally validated for 112 Gbps signal bandwidth (so far variations in geometry and materials technically prohibit this)

Simberian

(i) informamar

52

• Other considerations: Ports consistency and de-embedding, boundary conditions,...

January 28–30, 2020



#### Limitations on predictability of PCB interconnects

#### LT=0.001 @ 1 GHz, RR=1.5, SR=0.15 um, Dk, and RF are adjusted





#2019\_01: A. Manukovsky, Y. Shlepnev, Effect of PCB Fabrication Variations on Interconnect Loss, Delay, Impedance & Identified Material Models for 56-Gbps Interconnect Designs, DesignCon 2019 #2019\_04: A. Manukovsky, Y. Shlepnev, Measurement-assisted extraction of PCB interconnect model parameters with fabrication variations, EPEPS 2019

January 28–30, 2020

#### causes 1 Ohm variation in Zo

53

H(0)

3.2

3 22

3.24

(i) informa markets

3.18

3.16

Simberian



# Design insights from signal integrity practitioner – examples of interconnect design

Vadim Heyfitch, Xilinx





January 28–30, 2020 能





## Analysis of interconnects

- HBM2 on Organic Interposer as an Example of Chiplets' Interface
- 112G PAM4 Single-Ended Channel in 7-2-7 Package Substrate: Via Design & Channel Analysis
- Validation of Characteristic Impedance on Package Substrate with Microprobing and Measurements

Simberian

- GL102 Material Property Identification with a Test Vehicle
- Crosstalk in BGA Breakout on PCB: When is necessary to back drill? How much does it help?
- Guard Rail between Differential Pairs: Does it help? How much space does it save?

January 28-30, 2020

• RCM use for Multi-scale time-domain PDN simulation





Does not have to be Silicon...

#### HBM2 on Organic Interposer as an Example of Chiplets' Interface



## The two routing options on 3 layers



## Eye Quality Metrics: tSU/tHD 🗇 Noise



© Copyright 2020 Xilinx

January 28-30, 2020

Simberian





## Silicon RC edge eats into tSU margin \*)





## Want less loss? Be careful what you wish



© Copyright 2020 Xilinx

January 28-30, 2020

Simberian





#### Line parameters

#### Z(f) & Loss(f) vs. trace width

TDR (effective Z) vs. trace width



## Minimal model frequency bandwidth?

#### **Insertion and Return Loss**



6GHz (solid) vs. 20GHz (dashed) for 3 Tx strength values.



© Copyright 2020 Xilin

January 28-30, 2020





## No ringing without C<sub>out</sub> & C<sub>in</sub> – only Jitter!!

© Copyright 2020 Xilinx



January 28-30, 2020

#### Eves with XT

Simberian

A:InFO\_base.XT\_48x84um\_0M1\_7M3\_psxt.fft;



(C) informa markets



**Parameters** 

# Free oscillations with 3GHz natural frequency

© Copyright 2020 Xilin

#### Victim is quiet-high



January 28-30, 2020

- 3GHz natural oscillation frequency
- Under-dampened

Simberian

Rings out within 1UI (almost)

(informamarkets

65



## Two more types of crosstalk

#### Victim/aggressor in phase

January 28-30, 2020

#### Victim/aggressor out of phase

() informa markets



© Copyright 2020 Xilinx



Crosstalk Coupling across M1/M3 layers (through M2 GND Mesh) vs. Coupling Within M3 layer



#### Across M3/M1 is < -40dB @1GHz

#### Within M3 is < -21dB @1GHz





## **Equivalent Circuit Schematic**



## Crosstalk in 12-Line s24p Mode



January 28-30, 2020

#### S[9,j] of the entire ckt

Eye diagram (15mA, FFFF,1.2V,110C IO ckt & 90C Interconnect)



Simberian





© Copyright 2020 Xilinx

## HBM2 JEDEC specification JESD235B

#### 8.8 Overshoot/Undershoot

Table 56 — Overshoot/Undershoot Specification for R[5:0], C[7:0], DQ[127:0], DM[15:0], DBI[15:0]

Parameter	1.0 Gbps (BOL)	2.0 Gbps (EOL)	Unit	Notes
Maximum peak amplitude allowed for overshoot area	0.35	0.35	V	
Maximum peak amplitude allowed for undershoot area	0.35	0.35	V	
Maximum overshoot area above V <sub>DDQ</sub>	0.18	0.09	V-ns	
Maximum undershoot area below V <sub>SS</sub>	0.18	0.09	V-ns	











© Copyright 2020 Xilinx

January 28-30, 2020

Simberian





## Noise Margin figure vs. Bus Length

© Copyright 2020 Xilinx



January 28-30, 2020

Noise Margin

		Length of the Middle section, mm					
		2	4	6			
Noise Margin, mV		-47	+53	+96			
•	w/g=2/2um	w/g=2/	4.5um	w/g=2/2um			
1							
	1mm ←──→	2mr ∢	1mm ←──→				

Simberian




# What is important in your model?

- Model accuracy is very important because this is the model of under-dampened oscillator coupled to other such oscillators.
  - Amplitude is very sensitive to model parameters.

January 28-30, 2020

Example: use of static field solver is incorrect as it assumed well developed skin effect, which is not the case here. Use full-wave solver with correct DC asymptotic behavior. If HFSS, make sure to mesh inside traces (no SIBC !!).

XILINX 🖉 🔔 Simberian



# What is important in your design?

- Conclusions of this work apply to other very short reach *wide* interfaces on organic non-silicon substrate, whenever loss is insufficient to dampen LC-talk oscillations.
- More loss helps:
  - Higher nominal metal sheet resistance.
    - Thinner metal.
    - Higher temperature.
    - CuX alloy with higher resistance?
- Less crosstalk helps:
  - Thinner dielectric reduces crosstalk within layer (the dominant type) but increases crosstalk across GND plane.
  - Smaller perforation holes reduces crosstalk across GND plane.



Ohms

-50

Resistance of 4mm of 2x2um

trace

50

Temperature, C

100

150

112G PAM4 Single-Ended Channel in 7-2-7 Package Substrate: Via Design & Channel Analysis



#### 112Gbps 7nm – 37dB Die-to-die Loss



© Copyright 2020 Xilinx

January 28-30, 2020

Simberian

() informa markets



# 3D geometry of the via

25<sup>™</sup>ANNIVERSARY





#### The best via (BW=61.7GHz)

XII INX

© Copyright 2020 Xilinx

January 28-30, 2020

Dimension	Final	Layers
A (dist)	1000	L8,9
B (void)	480	L2-L8
C (dist)	580	L2-L8
D (void)	800	L9
E (void)	900	L10-L16
F (void)	130	L2-L16







# RL(@28GHz) -29dB, Bandwidth 61.5GHz



© Copyright 2020 Xilinx

Simberian

() informa markets

The via is 132°, i.e. almost 1/3d wavelength at Nyquist frequency

January 28-30, 2020



# Via + Channel: comparison of TDR



## Via and Tx2 (4.4mm) Channel (Bump to Ball)



January 28-30, 2020

© Copyright 2020

Combining the via and the 4.4mm trace into one channel reduced BW from 61GHz to 46GHz.

informa markets



#### TV Channel Lengths & Electrical Performance Range



© Copyright 2020 Xilinx

January 28-30, 2020



#### Tuning trace length is NOT important as losses are high

	0.6mm	3.3mm	4.4mm	5.75mm	8.4mm	
Promotor	inus Ben/11/haufé 21hus2n2 0.6mm) BMMmm TZ 11	ima2 Benil11/Charle 21hau2u3 2 Zawa) BAMdawa 172 11	imp2 Besi(1)/hou/6 21hou?e2 4 down) BAMdeure TD 11	inn? Braift) Charle 2thar?u? 5.75mm) BAMAnus TD 11	ima3 Ben/11/ban/6 21kas3a3 6 Ama1 BMAmm TD 11	
First and 11 (V)	0.507975	0.468413	0.454518	0.439241	0.408753	
Eve Level 10 (V)	0.170319	0.157546	0.153774	0.166411	0.132958	
Evel evel (11 (V)	-0.170604	-0.15596	-0.150695	-0.147956	-0.134785	
Eve Level 00 (V)	-0.508209	-0.468679	-0.455103	-0.43759	-0.407995	
Upper Eve Height (V)	0.274522	0.263917	0.23704	0.201715	0.142414	
Middle Eve Height (V)	0.287739	0.263611	0.236434	0.205923	0.140645	
Lower Eye Height (V)	0.272827	0.264222		0.202316	0.147722	
Upper Eye Width (UI)	0.581818	0.559202	0.537916	0.514856	0.449667	
Middle Fue Width (UD	0.710865	0.662393	0.641685	0.613304	0.526386	
Lower Eye Width (UI)	0.580044	0.56408	0.543681	0.514856	0.46031	
Upper Eye Opening Factor	0.813023	0.848971	0.787915	0.691208	0.516378	
	0.944001	0.841853	0.776546	0.699546	0.5253	
Middle Eye Opening Factor	0.0000					





© Copyright 2020 Xilinx

January 28-30, 2020





## PAM4 Eye Metrics vs. Channel -3dB BW

A:mp3\_Proj(1).Chan(6.21bga3x3\_4.4mm).TDR: B:imp3\_Proj(1).Chan(6.21bga3x3\_3.3mm).PAM4eye; C:imp3\_Proj(1).Chan(6.21bga3x3\_0.6mm).PAM4eye; D:imp3\_Proj(1).Chan(6.21bga3x3\_5.75mm).PAM4eye; E:imp3\_Proj(1).Chan(6.21bga3x3\_8.4mm).PAM4eye;

Agnitude(S). [dB]			- , , ,	- ,,, ,	, , ,								
	* * *												
			* * * * * +	* * * *									
-1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -	· ++++++++++++++++++++++++++++++++++++												
	MAXAMAN DOOOO		+++-+++										
-2 -	and the second s	0000		****									
-3		Hand and a second se		-3 <	-3.002 < -2.999 < -2.999 <	<							
		23.98	And the state of t	38.23	46.39*+++ 50.57 59.982								
-5				and the second design of the s	Length [mm]	0.6		3.3	4.4	5.7	5	8.4	
-6					BW <sub>(-3dB)</sub> [GHz]	60		50.6	46.4	38.	2	24	
-7					Top Eye OF	0.81		0.85	0.79	0.6	9	0.52	
-8+					Mid Eye OF	0.84		0.84	0.78	0.7	0	0.53	
10					Bot Eye OF	0.81	$\mathbf{T}$	0.84	0.78	0.7	0	0.54	
11						(1).Chan(6	21bga3x3_4.4	n. m).PAM4er	imp3_Proj(1).Chan(6.21bga3x3_5.75m	m).PAM4eye: T[2,1]	imp3_Proj(1)	.Chan(6.21bga3x3_8.4mm).PAM4eye: T	[2,1]
	0.438241					.438241		0.408753					
0 5 10 15 20 25 30 35 40 45 50 55 60 65 Fre			Frequency, [GHz]	0.146411 0.132958									
cye Level VI (V)	+	A:S[2,1];	<ul> <li>B:S[2,1]; — * C:S[2,</li> </ul>	1]: D:S[2,1]	;× E:S[2,1];	CE0001.0-		-	0.147956		-0.134785		
Eye Level 00 (V)	-0.508209			-0.468679		-0.455103		-	0.43759		-0.407995		
Upper Eye Height (V)	0.274522			0.263917		0.23704		0	.201715		0.142414		
Middle Eye Height (V)	0.287739			0.263611		0.236434		0	205923		0.140645		
Lower Eye Height (V)	0.272027			0.204222		0.257045		0	51/856		0.14/722		
Middle Eve Width (UI)	0.710865			0.668293		0.641685		0	.613304		0.526386		
Lower Eye Width (UI)	0.580044			0.56408		0.543681		0	.514856		0.46031		
Upper Eye Opening Factor	0.813023			0.848971		0.787915		0	.691208		0.516378		
Middle Eye Opening Factor	0.844001			0.841853		0.776546		0	.699546		0.5253		
Lower Eve Opening Factor	0.808125			0.843909		0.780679		0	698523		0.540691		
							-						

© Copyright 2020 Xilinx

January 28–30, 2020

Simberian

(C) informa markets





### Validation of Characteristic Impedance on Package Substrate with Micro-probing and Measurements





## Comparison between HFSS model and 2-port Measurement from bump side with Open BGA

#### In regard to impedance:

The *package model Zdd* is right on target at ~97 $\Omega$  but the *actual package* is at ~84 $\Omega$ , or 13 $\Omega$  below target impedance. Possibly the actual trace is wider or/and the dielectric layers are thinner than modeled. Cross sectioning can answer this.



# Subsequent landing of uProbe reduces Z perceived with TDR

January 28-30, 2020

High Contact resistance of SOP (Solder-On-Pad) exaggerates TDR reading up to several Ohms.





© Copyright 2020 Xilinx

() informamarkets

>> 87



#### FA Lab: preparation of the Substrate sample



#### **Cross-Sectioning of Substrate and SEM Image**

January 28-30, 2020



© Copyright 2020 Xilinx





#### **TDR of All Three Channels: PKG+PCB**

January 28-30, 2020



© Copyright 2020 Xilinx





### Measurement Bandwidth: TRD impedance readings are within 1.5Ω for 20ps and 60ps edges - yet details are lost



© Copyright 2020 Xilinx

### Where to read TDR plot? At the trace's left end... not @50-70% into the trace.



The MAX-MIN delta is >10 $\Omega$ , => overestimate Zdd by >5 $\Omega$ 

© Copyright 2020 Xilinx

January 28-30, 2020

Simberian

(i) informa markets



# Uncertainty of TDR reading midtrace associated with the trace length

Which 50% point should be selected: in a shorter or longer trace?

• Reading in midtrace for shorter and longer traces results into two different values, one higher than the other.



#### SEM Measurements of a Diff Pair on M3 vs. Model



# The inductive blip is caused by the DUT – not by asymmetry of DeEmbedding



#### **Problems at Fabs**

- Lack of TDR Calibration to Probe tips
- Low TDR Bandwidth / Resolution
- Wrong readout point on TDR
- Content with having CDs within their range



### Bump-end DD TDR of channel adc\_vin2\_225: PKG-on-PCB vs. PKG-alone

© Copyright 2020 Xilinx

## Mixed-Mode (DF) View



TDR of PKG-on-PCB is consistent with that of PKG-alone.

- 1. Length match / align between the two.
- 2. Trace Zdd match within  $2.5\Omega$ .

Simberian

 @BGA Ball impedance 70Ω of PKG-on-PCB is much lower due to PCB capacitive launch (both are with 20ps edge).



### DAC\_Vout2\_230: DeEmbed vs. Raw

Solid Red Curve is the de-embedded RL Dash Red Curve is the raw RL Magnitude(S), [dB] -1.3 > 4.9 -10 -20 -30 -40 п 1.25 2.5 3.75 6.25 7.5 8.75 10 11.25 12.5 13.75 5 Frequency, [GHz] C:Smm[D1 D11





#### **GL102 Material Property Identification** with a Test Vehicle



# Signal Launch





January 28-30, 2020

© Copyright 2020 Xilinx







# Raw measurements of 46mm & 30mm striplines on L6

© Copyright 2020 Xilin



January 28-30, 2020

#### **Observations:**

Simberian

Very clean Insertion Loss all the way to 42.5GHz;

Very low Return Loss – implying perfectly designed uprobe launches.

() informa markets

101



# TDR – to verify clean launches



**Observations:** 

Lunches on both long (46mm) and short (30mm) lines are within  $1.5\Omega$  of each other and within  $2\Omega$  of the  $50\Omega$  target.



### IL (left axis) & Phase Delay (right axis) model (blue) fit to GMS-de-embedded data (purple) of 16mm line





![](_page_102_Picture_3.jpeg)

----

January 28–30, 2020

![](_page_102_Picture_5.jpeg)

# Summary of Findings

	Units	Datasheet	ID'ed NOW	Material ? X Conductor Appearance
Copper Relative Resistance (RR)		1.0	1.0	Name:     Ecosystem       Resistivity     Image: Constraint of the second seco
Dk <sup>4)</sup>		3.2	3.45	Temperature Coefficient:         [4,e-3]         [1/°C]           Temperature coefficient (1/°C):         0.004; Al 0.0043; Ag 0.0037; Au 0.0038;
Df <sup>4)</sup>		4.9e-3	4.9e-3	Roughness Model Type:         HurayBracken           Surface Roughness (SR1):         0.22         [0., 1000.]         [micrometre]           Roughness Factor (RF1):         4.25         [1., 1000.]         [micrometre]
Surface Roughness <sup>3)</sup>	um	Unavailable (0.25-0.3) <sup>1)</sup>	0.22	1-Ball Model Add/Edit Additional Levels/Balls Metal Permeability Model Type: Flat
Roughness Factor <sup>3)</sup>		Unavailable	4.25	Relative Permeability:
				OK Cancel

#### Caveats:

- 1. Based on info from the vendor: "For the roughening treatment of the buildup metal layers, vendor cannot disclose the CZ number that they use. They will, however, target the  $Ra = 0.25 0.30\mu m$  that you require."
- 2. Trace cross section is assumed to be as drawn: 23um x 15um.
- 3. Surface Roughness Model: Hurray-Bracken
- 4. At 10GHz, Wideband-Debye model.

![](_page_103_Picture_7.jpeg)

#### **Crosstalk in BGA Breakout on PCB:**

When is necessary to back drill?

#### How much does it help?

![](_page_104_Picture_3.jpeg)

![](_page_104_Picture_4.jpeg)

## The three compared cases

![](_page_105_Figure_1.jpeg)

© Copyright 2020 Xilinx

January 28-30, 2020

![](_page_105_Picture_2.jpeg)

![](_page_105_Picture_3.jpeg)

#### 4:1 S/G PSXT by Column within 5x5 via array at BGA edge

![](_page_106_Picture_1.jpeg)

23

22

s4

24

21

х

х

27

25

28

26

х

х

![](_page_106_Figure_2.jpeg)

30

х

х

31

х

32

33

х

х

34

35

39

36

40

х

37

38

![](_page_106_Figure_3.jpeg)

A:Proj(1).4-to-1\_5x5.Sim(1); A:Proj(1).4-to-1\_5x5.Sim(1); A:Proj(1).4-to-1\_5x5.Sim(1); A:P850(1).4-:5-1\_5x5.Si3(1); A:Proj(1).4-to-1\_5x5.Sim(1); PSXT. [dB] PSXT, [dB] PSXT. [dB] PSXT. [dB] PSXT. [dB] 0 n n 0 -5 -5 -5 -5 -10 -10 -10 -10 -10 14.68 14.76 < **W**14 -15 -15 -15 -15 17 16 4 -15 17.34 -20 -20 -20 -20 -20 -23.91 🖌 -25 -25 --25 -25 -25 -30 --30 -30 -30 -30 -35 -35 -35 -35 -35 -40 --40 -40 -40 -40 -45 -45 --45 -45 -45 -50 EC -50 EC 1.25 2.5 3.75 5 6.25 7.5 8.75 10 5 6.25 7.5 8.75 10 1.25 2.5 3.75 5 6.25 7.5 8.75 10 1.25 2.5 3.75 5 6.25 7.5 8.75 10 1.25 2.5 3.75 5 6.25 7.5 8.75 10 1.25 2.5 3.75 12 Jun 2018, 18:31:53. Simberian Inc. Frequency. [GHz] 12 Jun 2018, 18:30:45, Simberian Inc. Frequency, [GHz] 12 Jun 2018, 17:43:08, Simberian Inc. Frequency. [GHz] 12 Jun 2018, 17:43:30, Simberian Inc. Frequency. [GHz] 12 Jun 2018, 17:44:10, Simberian Inc. Frequency, [GHz] A:S[2,2]; A:S[7,7]; ----\* A:S[3.3]: ----\* A:S[12.12]: ----\* A:S[4,4]: A:S[8,8]; A:S[15,15]: ----\* A:S[20,20]: ----\* A:Sİ9.91 A:S[16.16] Simberian January 28-30, 2020 (informamarkets >> 107 © Copyright 2020 Xilinx

**BGA Edge** 

х

29

# 4:1 S/G PSXT: TopEscape vs. BackDrilled vs. BotEscape

© Copyright 2020 Xilinx

- Bottom Escape: The highest coupling from Inductive loops.
- TopEscape (w/o backdrilling) deteriorates above 3.2GHz and by 7GHz becomes as bad as BotEscape
  - Stubs in BotEscape couple capacitively and contribute to crosstalk progressively more at higher frequencies, above
     3.2GHz. By 7GHz, PSXT catches up to
     Bottom Escape. Thus, the capacitive coupling completely offsets the benefit of escaping on top layers – if without
     backdrilling. At above 7GHz, backdrilling is by far the best option.

January 28-30, 2020

![](_page_107_Figure_4.jpeg)

![](_page_107_Picture_5.jpeg)

![](_page_107_Picture_6.jpeg)
Guard Rail between Differential Pairs: Does it help? How much space does it save?



## PSXT vs. inter-pair gap

© Copyright 2020 Xilinx



January 28-30, 2020



	Inter-pair gap [um]			
	514	614	714	814
Max PSXT [dB]	-45.14	-52.06	-58.59	-65.11

Thus, every additional 100um of inter-pair gap reduces PSXT by about 6.5dB.

informa markets

Simberian



## Differential IL, RL, NEXT, FEXT and PSXT of only traces – not including vias.





#### Insertion of (ideal) GND rail between differential pairs reduces Xtalk by about 6.7dB. This is comparable to adding 100um gap.



# RCM use for Multi-scale time-domain PDN simulation



# Vccint Voltage droop IS captured accurately but the slow 35uSec oscillation *IS NOT* - when only sNp models are used for both PKG PDN and OPD.



© Copyright 2020 Xilinx

January 28-30, 2020

Simberian

() informa markets

114



## VCC first droop and long-term transient



## Efficiency of OPD caps on VCC power rail



© Copyright 2020 Xilinx

## In Search of Fundamental Limits on PCB Interconnects

Equations and solutions

Accuracy Predictability





January 28–30, 2020 **E** XIL





# What are the limits on electrical signal data rates?

#### 212-Gb/s 2:1 multiplexing selector realized

in InP DHBT Electronic Letters, Dec. 2018, Nokia Bell Labs

A. Konczykowska, F. Jorge, M. Riet, V. Nodjiadjim, B. Duval, H. Mardoyan, J. M. Estaran, A. Adamiecki, G. Raybon, J.-Y. Dupuy



P. J. Pupalaikis, Xi Chen, S. Chandrasekhar, S. Randel, G. Raybon, A. Adamiecki, P. Winzer, The Fastest PAM-4 Signal Ever Generated, DesignCon 2017 (Teledyne LeCroy + Nokia Bell Labs)

190 Gbps NRZ and 390 Gbps PAM4 signals generated, transmitted through 6 inch of coaxial cable(?) and

measured

i*m*berian



(a) 195 Gb/s NRZ Signal



(b) 195 GBaud (390 Gb/s) PAM-4 Signal

Figure 11: High Speed Signal Generation

(i) informa markets

118







January 28⊶30, 2020

## Waveguiding technologies



Figure 1.1. Spectral regions for various waveguides

*C. Yeh, F. I. Shimabukuro, The Essence of Dielectric Waveguides, Springer, 2009* 



Figure 11.7. Typical performance comparison between several conventional waveguide structures and the high dielectric constant (Si) ribbon waveguide for the frequency range from 30 GHz to 3 THz. Note that the waveguide losses of typical conventional waveguides can be as much as 100 times larger than those of the ribbon waveguide in this spectrum [15]

Maxwell's equations and transmission line theory is applicable to all those waveguides up to x-ray frequencies!

berian





119 informamarkets



## Example of fundamental limits on attenuation in single mode parallel-plate waveguide (PPW)

A:PPW(80).PPW\_1m.Simulation(1); B:PPW(120).PPW\_1m.Simulation(1); C:PPW(250).PPW\_1m.Simulation(1)



#### Coaxial waveguide (ancestor of planar interconnects)





January 28-30, 2020

122 O informa markets

### PPW vs. Coaxial: Att. in dB/m

A:CoaxAttenuation.coax/36AWG).Simulation(1); B:CoaxAttenuation.coax/30AWG).Simulation(1); C:CoaxAttenuation.coax/26AWG).Simulation(1); D:PPW(80).PPW\_1m.Simulation(1); E:PPW/(120).PPW\_1m.Simulation(1); F:PPW/(120).PPW\_1m.Simulation(1); C:CoaxAttenuation.coax/36AWG).Simulation(1); D:PPW(80).PPW\_1m.Simulation(1); E:PPW/(120).PPW\_1m.Simulation(1); D:PPW/(120).PPW\_1m.Simulation(1); D:PPW/(120).PPW/(120).PPW\_1m.Simulation(1); D:PPW/(120).PPW\_1m.Simulation(1); D:PPW/(120).PPW\_1m.Simulation(1); D:PPW/(120).PPW\_1m.Simulation(1); D:PPW/(120).PPW\_1m.Simulation(1); D:PPW/(120).PPW\_1m.Simulation(1); D:PPW/(120).PPW\_1m.Simulation(1); D:PPW/(120).PPW\_1m.Simulation(1); D:PPW/(120).PPW\_1m.Simulation(1); D:PPW/(120).PPW\_1m.Simulation(1); D:PPW/(120).PPW\_1m.Simul



### PPW vs. Coaxial: Att. in dB/m

A: CoaxAttenuation.coax(36AWG).Simulation(1); B: CoaxAttenuation.coax(30AWG).Simulation(1); C: CoaxAttenuation.coax(26AWG).Simulation(1); D: PPW(80-100).PPW\_1m.Simulation(1); E: PPW(120-100).PPW\_1m.Simulation(1); F: PPW(250-100).PPW\_1m.Simulation(1); C: CoaxAttenuation.coax(36AWG).Simulation(1); D: PPW(80-100).PPW\_1m.Simulation(1); D: PPW(80-100).PPW\_1m.Simulation(1); C: CoaxAttenuation.coax(36AWG).Simulation(1); D: PPW(80-100).PPW\_1m.Simulation(1); D



() informamarkets

## How it compares to PCB traces



Dielectric Wideband Debye:Dk=3.17, LT=0.001 @ 1 GHz Copper RR=1.43, Huray-Bracken SR=0.14 um, RF=8.5

Material models are identified with GMS-parameters in A. Manukovsky, Y. Shlepnev, Effect of PCB Fabrication Variations on Interconnect Loss, Delay, Impedance & Identified Material Models for 56-Gbps Interconnect Designs, DesignCon 2019 (Ballroom G, 10:00 - 10:45 AM, January 30th, 2019)



Simberian

The losses are too high And the conductor losses is clearly the problem...

January 28-30, 2020

DESIGNCON® 25"ANNIVERSARY WHERE THE CHUMEEOS THE LOARD

125 O informa markets

# What if we use coaxial cable dielectric and more metal for strips?



January 28-30, 2020

#### What is the catch?

No single-mode propagation – strip line and parallel-plate modes coexist To enforce the single mode propagation, via fencing is required



126

(informa markets

E. Holzman, Essentials of RF and Microwave Grounding

Simberian



## **Evolution of microstrip**

Losses are lower comparing to strip lines with the same dielectric (more metal) - good High-frequency dispersion - acceptable Poor field localization – increases coupling noise – not so good No single mode propagation (TMO surface wave has zero cutoff frequency) and no way to suppress coupling

CBCPW

MSL

Losses are lower comparing to strip and microtrip lines with the same dielectric (even more metal) For the single mode propagation, parallel-plate waveguide modes must be suppressed with stitching vias close enough to suppress TE10



w < -



Lowest possible losses over the wider band – quasi-TEM mode merges with TE01 of substrate integrated waveguide (SIW) Theory is in development

January 28-30, 2020

F. Fesharaki , T. Djerafi, M. Chaker, Ke Wu, Mode-Selective Transmission Line for Chip-to-Chip Terabit-per-Second Data Transmission, IEEE Trans. On CPMT, VOL. 8, NO. 7, JULY 2018, p 1272-1280



Fig. 4. Group velocity of MSTL on on Rogers RT/duroid 6002 laminates (MSTL I:  $h = 127 \ \mu m$ , d = 20h, s = 1.6h, w = 2.4h, MSTL II:  $h = 127 \ \mu m$ , d = 20h, s = 0.5h, and w = 2.4h) and comparison with group velocity of microstrip line TEM mode and rectangular waveguide TE<sub>10</sub> mode.

127

berian





informa markets

## **Mode Selective T-Line**



## Conclusion

- Design of predictable PCB/packaging interconnects operating at 6-112 Gbps is progressively challenging
  - Predictability up to about 30 Gbps NRZ or 60 Gbps PAM4 is possible with existing technologies
  - Predictability with higher data rates can be done statistically and will require advances in EDA and PCB technologies
- Predictability of interconnects over microwave and millimeter-wave frequency bandwidth is emerging domain of *electromagnetic signal integrity*...
  - Requires understanding of signal degradation effects from models or measurements (Sparameters, TDR, SBR,...)
  - Requires understanding of what is accounted for in signal integrity software only validation can help...

Simberian

(i) informamar

129

• Design processes and practices adopted at lower data rates and without software validation may lead to frustrating failures and costly re-spins...

January 28–30, 2020 🏅



## **Thank you!**

#### **QUESTIONS?**

ALL PROGRAMMARI

Simberian





